## DESCRIPTION

Statek's $5 \mathrm{~mm} \times 7 \mathrm{~mm}$ surface mount Differential Output Crystal Oscillator is designed for applications requiring low jitter and ultra high frequency differential outputs in a small footprint. Offered at frequencies from 20 MHz to 300 MHz with operation over a temperature range of $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+105^{\circ} \mathrm{C}\right)$. No external decoupling capacitor required with internal capacitor.

FEATURES
LVDS - LVPECL- CMOS outputs available
Low phase noise - Low phase jitter
Internal $0.01 \mu$ F SMD decoupling capacitor
Low Allan deviation
High Frequency Fundamental Mode Crystal
Extended Industrial temperature range

## APPLICATIONS

Military \& Aerospace
Avionics
Communications
Networking

## TERMINATIONS

| Designation |  | Termination |
| :--- | :--- | :--- |
| SM1 |  | Gold Plated (Pb Free) |
| SM3 |  | Solder Dipped |
| SM5 |  | Solder Dipped (Pb Free) |

## ENABLE/DISABLE OPTIONS (T/N)

Statek offers two enable/disable options: T and N . The T -version has a Tri-State output and continues to oscillate intemally when the output is put into the high $Z$ state. As a result, when re-enabled, the oscillator does not have to restart and an output with a stable frequency resumes almost immediately. The N -version does not have PIN 2 connected intemally and so has no enable/disable capability. The following table describes the Enable/Disable option T.

## ENABLE/DISABLE OPTION T FUNCTION TABLE

|  | Enable (PIN 1 High*) | Disable (PIN 1 Low) |
| :--- | :--- | :--- |
| Output | Frequency Output | High Z State |
| Oscillator | Oscillates | Oscillates |
| Current | Normal | Lower than normal |
| *When PIN 1 is allowed to float, it is held high by an internal pull-up resistor. |  |  |.

## LVDS - LVPECL \& CMOS Output

 20 MHz to 300 MHzDifferential Output Crystal Oscillator


## DIMENSIONS



## SUGGESTED LAND PATTERN



## PIN CONNECTIONS

1. (T) Enable/Disable or not connected (N)
2. (NC) Not Connected
3. Ground
4. LVDS - LVPECL - CMOS
5. LVDS - LVPECL (complementary)
6. Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ )

ABSOLUTE MAXIMUM RATINGS
Supply Voltage $V_{D D}$
Storage Temperature
Maximum Process Temperature

PACKAGING OPTIONS
DFXO - Tray Pack

- Tape and reel Per EIA 481

SPECIFICATIONS TABLE Parameters listed are at $25^{\circ} \mathrm{C}$ unless otherwise noted.


1. $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ at selected frequencies. Please contact factory.
2. 2.5 V available for frequencies up to 160 MHz .
3. Does not include calibration tolerance.
4. Contact factory for tighter tolerance.
5. Contact factory for $45 / 55 \%$ duty cycle.
6. Per MIL-STD-202G, Method 204D, Random vibration testing also available

10196 Rev C


## LVDS Switching Test Circuit



Figure 3


Figure 4

## LVPECL Levels Test Circuit



Figure 5


LVPECL Transition Time Waveform
Figure 6

